午夜A片无码福利1000集,我的奶头被客人吸得又肿又红又疼,无遮挡午夜男女XX00动态,首长含着她的胸挺进柔软里

Design & Verification

Home Products Digital Design EDA

TRASTA

Gate-TR Mixed-Level Timing Analysis Solution

Mixed-Level Timing Analysis Custom Cell Characterization Built-in STA engine

TRASTA automatically identifies the critical path and enables designers to analyze the critical path with the highest precision. 

  • Identifies unique devices of the design and generates gate level circuit

  • Topology matching and channel connected extraction techniques

  • Timing characteristics of extracted gate-level cells are automatically characterized and used in Static Timing Analysis (STA) step

  • Built-in STA engine and SPICE netlist generation capability with back-annotated parasitics


Download Brochure

Highlights

  • Efficiency

    Efficient critical path tracing at the full-chip level

  • Automation

    Automatic critical path extraction with parasitics

  • Customization

    On the fly custom cell characterization

  • Unity

    Unified environment for STA & dynamic simulation

Applications

  • Custom cell characterization

  • Timing analysis of
    mixed design

  • Re-characterization of standard cell

  • Timing analysis of CPU
    datapaths/Digital IPs

Contact TOP

Log in

方正县| 太保市| 鹤岗市| 普兰县| 怀仁县| 平潭县| 新源县| 疏附县| 图们市| 炉霍县| 崇义县| 卢龙县|